

Introduction

The procedure below enables the user to calibrate the device to a proper VCO band that will guarantee functionality over the full temperature range of the device. That band will then be programmed into the OTP. Certain conditions are required to properly program the device.

In-System VersaClock 5 / VersaClock 6 OTP Non-Volatile Programming via I2C

1. Conditions: Ambient temperature 25°C, 3.3V. For any other conditions, contact IDT.
2. Procedure:
 - a. Power-up the device
 - b. Write all relevant bits to the device to program PLL, FOD and output types
 - c. Provide a reference clock to the IC corresponding to the configuration.
 - d. Specific bits need to be set:
 - Set VCO Monitoring in address x1D, bit[1] to “0”
 - Set “AFC Enable” bit in address x16, bit[3] to “0”
 - Set Test mode bit in register 0x11 (bit[5]) to “0”
 - e. Perform VCO Calibration:
 - Toggle bit[7] in 0x1C by writing the bit to 0 then 1 and then back to 0. Final state of the bit should be 0.
 - Wait 100 ms
 - Read band in I2C register 0x99 bit[7:3]
(read only register located in the factory programmable section of the RAM)
 - The value read from register 0x99 has to be different from 0 or 23. If this is not the case then repeat the Calibration step.
 - Write the content of the I2C register 0x99 bit[7:3] to the bits bit[4:0] into register 0x11.
 - f. Programming the OTP

Before programming the OTP, change Test mode bit in register 0x11 (bit[5]) to “1” to force the chip to run the band number written previously in bits[4:0].

Now program the OTP by following the steps on page 5 of the [VersaClock 5 Family Register Descriptions and Programming Guide](#) or the [VersaClock 6 Family Register Descriptions and Programming Guide](#).

VersaClock 5 / VersaClock 6 Volatile Programming via I2C

The procedure below enables the user to calibrate the device to a proper VCO band that will guarantee functionality over the full temperature range of the device. Certain conditions are required to properly calibrate the VCO.

1. Conditions: Ambient temperature 25°C, 3.3V. For any other conditions, contact IDT.
2. Procedure:
 - a. Power-up the device
 - b. Write all relevant bits to the device to program PLL, FOD and output types
 - c. Provide a reference clock to the IC corresponding to the configuration written in point b.
 - d. Specific bits need to be set:
 - Set VCO Monitoring in address x1D, bit[1] to “0”
 - Set Test mode bit in register 0x11 (bit[5]) to “0”
 - e. Perform VCO Calibration:
 - f. Toggle bit[7] in 0x1C by writing the bit to 0 then 1 and then back to 0. Final state of the bit should be 0.
 - Wait 100 ms



Corporate Headquarters
6024 Silver Creek Valley Road
San Jose, CA 95138 USA

Sales
1-800-345-7015 or 408-284-8200
Fax: 408-284-2775
www.IDT.com

Support
www.idt.com/go/support

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

This article is an independent IDT assessment. Xilinx had no role in preparing the paper or the information contained in it. In no way should this article be construed to represent that Xilinx "sponsors" or "supports" or "prefers" IDT clocks.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Product specification subject to change without notice. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.

Copyright ©2015 Integrated Device Technology, Inc.. All rights reserved.